All optical programmable logic array (PLA)

نویسندگان

چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

optimized reversible programmable logic array (pla)

reversible logic circuits have found emerging attentions in nanotechnology,optical computing, quantum computing and low power design. a programmablelogic array (pla) is a universal circuit which is used to implement combinationallogic circuits. the main part of a pla is its and array. in this study we propose twotypes of optimized reversible programmable logic array (rpla) circuits. the firstty...

متن کامل

Concurrent Parsing In Programmable Logic Array (PLA-) Nets Problems And Proposals

This contribution attempts a conceptual and practical introduction into the principles of wiring or constructing special machines for language processing tasks instead of programming a universal machine. Construction would in principle provide higher descriptive adequacy in computationally based linguistics. After all, our heads do not apply programs on stored symbol arrays but are appropriatel...

متن کامل

Enhancement of Defect Tolerance in the QCA-based Programmable Logic Array (PLA)

Improved layout of QCA(quantum-dot cellular automata)based PLA (programmable logic array) that enhance the defect tolerance is proposed, in order to develop next generation circuit technology that replace the conventional CMOS technology. We analyze which QCA device (quantum-dot cell) limits the defect tolerance of the AND/OR plane cell of the QCA-PLA by using QCA circuit simulator or QCADesign...

متن کامل

High-Speed Programmable Logic Array Adders

Programmable Logic Array (PLA) adders are described which petform an addition in one cycle with a single pass through a PLA and require a reasonable number ofproduct terms for an 8-, 16-, or even a 32-bit adder. The PLA features two-bit input decoders feeding an AND array followed by an OR array whose outputs are pairwise Exclusive-oRed. Carrylook-ahead adder equations, adapted to the PLA to re...

متن کامل

High-Speed Dynamic Programmable Logic Array Chip

This paper describes the circuit design of a programmable logic array chip using four-phase dynamic circuits, operating at a nominal cycle time of 230 nanoseconds. Bootstrap circuit techniques are used to obtain high function and performance by satisfying some special requirements of PLA designs. These include a simple means for two-bit partitioning of the data inputs, a noninverting buffer cir...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Journal of Physics: Conference Series

سال: 2018

ISSN: 1742-6588,1742-6596

DOI: 10.1088/1742-6596/987/1/012033